Development of an FPGA-based data acquisition module for small animal PET

Development of an FPGA-based data acquisition module for small animal PET
复制标题

DOI:
10.1109/tns.2006.876004
复制
发表时间:
2006-10-01
影响因子:
1.8
通讯作者:
Kerek, A.
Kerek, A.
中科院分区:
工程技术3区
文献类型:
--
作者:
Imrek, J.;Novak, D.;Kerek, A.

文献摘要

被引文献

相似文献

我们报告了一个数据采集(DAQ)模块的设计为一个小动物PET相机在我们的研究所开发。在设计过程中,一个重要的指导方针是开发一个由严格相同的DAQ模块组成的系统,并且对模块的最大数量没有内置的硬件限制。所开发的DAQ模块包括LSO闪烁晶体块、位置敏感PMT、模拟信号调理电路、数字化仪、用于数字信号处理的现场可编程门阵列(FPGA)和通信模块,通过通信模块将采集的数据发送到计算机集群进行后处理和存储。在我们的设计中,我们没有在模块之间实现硬件一致性检测,而是在每个事件上附加一个精确的时间戳,并且在后处理过程中由数据收集计算机确定一致性。在FPGA上实现的数字CFD算法对真实探测器信号的时域分辨率为2 ns FWHM。
We report on the design of a data acquisition (DAQ) module for a small animal PET camera developed at our institutes. During the design an important guideline was to develop a system which is built up from strictly identical DAQ modules, and which has no built-in hardware limitation on the maximum number of modules. The developed DAQ module comprises of an LSO scintillator crystal block, a position sensitive PMT, analog signal conditioning circuits, a digitizer, an field programmable gate array (FPGA) for digital signal processing, and a communication module through which the collected data are sent to a cluster of computers for postprocessing and storage. Instead of implementing hardware coincidence detection between the modules, we attach a precise time stamp to each event in our design, and the coincidence is determined by the data collecting computers during postprocessing. The digital CFD algorithm implemented in the FPGA gives a time resolution of 2 ns FWHM for real detector signals.