Embedded interconnect and electrical isolation for high-aspect-ratio, SOI inertial instruments
Embedded interconnect and electrical isolation for high-aspect-ratio, SOI inertial instruments
复制标题
适用于高深宽比、SOI 惯性仪器的嵌入式互连和电气隔离
DOI:
10.1109/sensor.1997.613732
复制
发表时间:
1997
期刊:
影响因子:
--
通讯作者:
R. Howe
中科院分区:
文献类型:
--
作者:
T. Brosnihan;J. M. Bustillo;A. Pisano;R. Howe
A new technique for providing both electrical isolation and embedded interconnect to SOI-based, single crystal silicon, inertial sensors is described. This technology allows fabrication of high-aspect-ratio, in-plane, capacitive sensors with improved sensitivity suitable for integration with on-chip electronics. Various 45 /spl mu/m-tall MEMS devices with electrical isolation from the silicon substrate and embedded interconnect have been fabricated and tested. The embedded interconnect and electrical isolation enable truly integrated high-aspect-ratio MEMS sensors, and alternatively simplifies packaging in monolithic two-chip approaches. By extending the demonstrated technique to aluminum interconnect, only two additional masks are required to convert a CMOS process into a fully integrated MEMS technology at the incremental cost of an SOI starting material.