TSHMEM: Shared-Memory Parallel Computing on Tilera Many-Core Processors
TSHMEM: Shared-Memory Parallel Computing on Tilera Many-Core Processors
复制标题
TSHMEM：Tilera 众核处理器上的共享内存并行计算
DOI：
--
复制
发表时间：
2013
期刊：
影响因子：
--
通讯作者：
H. Lam
中科院分区：
文献类型：
--
作者：
Bryant C. Lam;A. George;H. Lam
随着多核处理器体系结构的出现，由于广泛的科学领域的开发人员而努力地最大程度地提高性能并保持其应用程序的正确性，因此对众多平行编程工具，模型和语言的生产力产生了担忧。幸运的是，分区的全球地址空间（PGA）编程模型已证明了具有分布式内存架构的大型并行计算系统的可实现性能和生产力潜力。一种这样的PGA方法是Shmem，这是一个轻巧的共享内存编程库。对Shmem的新兴趣已在Oppenheim周围发展，Oppenheim最近以社区为主导的努力为不兼容的商业实施中的Shmem图书馆制作标准化规范。本文介绍并评估了TSHMEM的设计（tileshmem的简称），这是Tilera Tile-GX8036和TilePro64多核处理器的新的OpenSHMEM库。 TSHMEM是在Tilera提供的图书馆顶部建造的，其主要重点是通过微型基准测试证明的这些图书馆可实现的性能。此外，通过两个案例研究说明了SHMEM应用可移植性。 TSHMEM成功地提供了高性能，并易于可编程性和可移植性，可用于瓷砖-GX和TilePro架构上的SHMEM应用程序。
With many-core processor architectures emerging, concerns arise regarding the productivity of numerous parallel programming tools, models, and languages as developers from a broad spectrum of science domains struggle to maximize performance and maintain correctness of their applications. Fortunately, a partitioned global address space (PGAS) programming model has demonstrated realizable performance and productivity potential for large parallel computing systems with distributed-memory architectures. One such PGAS approach is SHMEM, a lightweight, shared-memory programming library. Renewed interest for SHMEM has developed around Oppenheim, a recent community-led effort to produce a standardized specification for the SHMEM library amidst incompatible commercial implementations. This paper presents and evaluates the design of TSHMEM (short for TileSHMEM), a new OpenSHMEM library for the Tilera TILE-Gx8036 and TILEPro64 many-core processors. TSHMEM is built atop Tilera-provided libraries with key emphasis upon realizable performance with those libraries, demonstrated through micro benchmarking. Furthermore, SHMEM application portability is illustrated with two case studies. TSHMEM successfully delivers high performance with ease of programmability and portability for SHMEM applications on TILE-Gx and TILEPro architectures.