Low-Latency Connected Component Labeling Using an FPGA
Low-Latency Connected Component Labeling Using an FPGA
复制标题
DOI：
10.1142/s0129054110007337
复制
发表时间：
2010-06
期刊：
影响因子：
--
通讯作者：
Yasuaki Ito;K. Nakano
中科院分区：
文献类型：
--
作者：
Yasuaki Ito;K. Nakano
连接的组件标签是一个将唯一标签分配给二进制图像的连接组件二进制图像以栅格顺序给予FPGA，并且所得标签也以相同的顺序输出。 FPGA的存储。它的潜伏期约为750µs。
Connected component labeling is a process that assigns unique labels to the connected components of a binary image. The main contribution of this paper is to present a low-latency hardware connected component labeling algorithm for k-concave binary images designed and implemented in FPGA. Pixels of a binary image are given to the FPGA in raster order, and the resulting labels are also output in the same order. The advantage of our labeling algorithm is low latency and to use a small internal storage of the FPGA. We have implemented our hardware labeling algorithm in an Altera Stratix Family FPGA, and evaluated the performance. The implementation result shows that for a 10-concave binary image of 2048 × 2048, our connected component labeling algorithm runs in approximately 70ms and its latency is approximately 750µs.