The Slow Path Needs an Accelerator Too!

The Slow Path Needs an Accelerator Too!
复制标题

DOI:
10.1145/3594255.3594259
复制
发表时间:
2023-01
影响因子:
2.8
通讯作者:
Annus Zulfiqar;Ben Pfaff;William Tu;G. Antichi;M. Shahbaz
Annus Zulfiqar;Ben Pfaff;William Tu;G. Antichi;M. Shahbaz
中科院分区:
计算机科学4区
文献类型:
--
作者:
Annus Zulfiqar;Ben Pfaff;William Tu;G. Antichi;M. Shahbaz

文献摘要

被引文献

相似文献

在过去几年中,数据包处理数据平面的性能不断增强,如今,它们越来越多地在硬件中实现(即,在SmartNIC和可编程交换机中)。但是,很少关注位于数据平面和控制平面之间的慢速路径,因为它通常不被认为是性能关键的。在本文中,我们指出慢路径将成为软件定义网络(SDN)中的一个新的关键瓶颈。这是由于物理网络带宽的增长(200 Gbps在数据中心变得越来越普遍)和拓扑复杂性(例如,虚拟交换机现在跨越数百台物理机)。我们提出了我们设想的新的域特定加速器(DSA),用于位于硬件分流的数据平面和逻辑集中的控制平面之间的终端主机上的慢速路径。我们讨论这一领域的公开问题,并呼吁网络社区创造性地解决这一新出现的问题。
Packet-processing data planes have been continuously enhanced in performance over the last few years to the point that, nowadays, they are increasingly implemented in hardware (i.e., in SmartNICs and programmable switches). However, little attention is given to the slow path residing between the data plane and the control plane, as it is not typically considered performance-critical. In this paper, we show that the slow path is set to become a new key bottleneck in Software-Defined Networks (SDNs). This is due to the growth in physical network bandwidth (200 Gbps is becoming common in data centers) and topological complexity (e.g., virtual switches now span hundreds of physical machines). We present our vision of a new Domain Specific Accelerator (DSA) for the slow path at the end host that sits between the hardware-offloaded data plane and the logically-centralized control plane. We discuss open problems in this domain and call on the networking community to creatively address this emerging issue.