End-to-End Real-Time Guarantees in Wireless Cyber-Physical Systems

End-to-End Real-Time Guarantees in Wireless Cyber-Physical Systems
复制标题

DOI:
10.1109/rtss.2016.025
复制
发表时间:
2016-11
期刊:
2016 IEEE Real-Time Systems Symposium (RTSS)
影响因子:
--
通讯作者:
Romain Jacob;Marco Zimmerling;Pengcheng Huang;J. Beutel;L. Thiele
Romain Jacob;Marco Zimmerling;Pengcheng Huang;J. Beutel;L. Thiele
中科院分区:
其他
文献类型:
--
作者:
Romain Jacob;Marco Zimmerling;Pengcheng Huang;J. Beutel;L. Thiele

文献摘要

被引文献

相似文献

在信息物理系统(CPS)中,传感、驱动和计算元件之间的通信往往受到严格的实时性约束。无线网络接口之间的实时通信以及针对复杂动态应用的实时调度已经得到了深入研究。尽管做出了这些重大努力,但仍有很大的差距需要填补。特别是,在无线CPS中集成多个实时组件以在分布式应用的接口之间提供端到端的实时保障是一个尚未解决的问题。因此,我们提出了一种分布式协议,该协议考虑了完整的传输链,包括外围总线、内存访问、网络接口以及无线实时协议。我们的协议可证明能保证该链上的消息缓冲区不会溢出,并且在目标应用接口接收到的所有消息都能满足其端到端的截止期限。为了在适应系统中不可预测的变化以及实时流量需求的同时实现这一点,我们的协议在运行时基于对整个系统的最坏情况延迟和缓冲区分析,在传输链的所有主要元件之间建立了一组契约。通过模拟,我们验证了我们的分析界限既安全又紧密。
In cyber-physical systems (CPS), the communication among the sensing, actuating, and computing elements is often subject to hard real-time constraints. Real-time communication among wireless network interfaces and real-time scheduling for complex, dynamic applications have been intensively studied. Despite these major efforts, there is still a significant gap to fill. In particular, the integration of several real-time components to provide end-to-end real-time guarantees between interfaces of distributed applications in wireless CPS is an unsolved problem. We thus present a distributed protocol that considers the complete transmission chain including peripheral busses, memory accesses, networking interfaces, and the wireless real-time protocol. Our protocol provably guarantees that message buffers along this chain do not overflow and that all messages received at the destination application interface meet their end-to-end deadlines. To achieve this while being adaptive to unpredictable changes in the system and the real-time traffic requirements, our protocol establishes at run-time a set of contracts among all major elements of the transmission chain based on a worst-case delay and buffer analysis of the overall system. Using simulations, we validate that our analytic bounds are both safe and tight.