Configurable analog routing methodology via technology and design constraint unification

Configurable analog routing methodology via technology and design constraint unification
复制标题

通过技术和设计约束统一的可配置模拟路由方法

DOI:
--
复制
发表时间:
2012
期刊:
2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
影响因子:
--
通讯作者:
Wei
Wei
中科院分区:
--
文献类型:
--
作者:
Po;Hung;Yi;Jill Liu;Wei

文献摘要

被引文献

相似文献

在本文中,我们提出了一种新颖的可配置模拟布线方法,可实现更高效的模拟布局自动化。借助OpenAccess约束组格式,从原理图级到版图级统一技术工艺规则和模拟版图设计意图/约束。与现有技术中的自定义约束格式相比,所提出的方法基于统一约束来操纵模拟路由特性。在电路设计者定义的或通过现有布局提取的不同电路层级中,层级结构形成为特定的模拟布局约束组。这项工作有效地促进了遵守特定模拟约束的模拟路由策略。通过在 tsmc 40nm SoC 设计的模拟功能块上进行实践,分别通过 DRC/LVS 和布局后仿真保证合法化并满足所需的模拟约束,信号完整性的线路匹配结果表明,我们的方法生成的不同布线优先级会对性能产生重大影响。
In this paper, we present a novel configurable analog routing methodology for more efficient analog layout automation. By the help of OpenAccess constraint group format, the technology process rules and analog layout design intention/constraints are unified through schematic level to layout level. In contrast to self-defined constraint format in prior arts, proposed approach manipulates the analog routing characteristic based on the unified constraints. In different circuit hierarchies defined by circuit designers or extracted by existing placement, the hierarchical structure is formed as specific analog layout constraint groups. This work efficiently facilitates analog routing strategy which honors the specific analog constraints. By practicing on an analog functional block of tsmc 40nm SoC design which guarantees to be legalized and satisfies required analog constraints by DRC/LVS and post-layout simulation respectively, the results in wire matching for signal integrity show that the different routing priority generated by our approach can have significant performance impact.