Automated composition and execution of hardware-accelerated operator graphs
Automated composition and execution of hardware-accelerated operator graphs
复制标题
硬件加速操作图的自动组成和执行
DOI：
10.1109/recosoc.2015.7238078
复制
发表时间：
2015
期刊：
影响因子：
--
通讯作者：
Thilo Pionteck
中科院分区：
文献类型：
--
作者：
Stefan Werner;Dennis Heinrich;J. Piper;Sven Groppe;Rico Backasch;Christopher Blochwitz;Thilo Pionteck
在本文中，我们介绍了使用字段可编程门数组（FPGA）作为加速器的硬件/软件系统中语义Web查询的完全自动组成和执行。提出的方法允许在数据库的前端编写查询，透明地执行所有步骤以检索适用于代表给定查询的FPGA的配置，并通过评估FPGA上的查询来获得结果。为了获得一个可运行的可可配置框架，我们定义了一个静态和动态分区。动态分区本身是通过使用预定义的查询模板和操作库来组成的。给定查询的操作员会自动写入模板中并相应连接。在重新配置FPGA后，主机系统将初始数据提供给FPGA，该数据计算最终结果并将其发送回主机系统以显示给用户或应用程序。评估表明，并非所有查询都可能从专用的硬件加速器中受益，而是显示出有希望的复杂查询加速。
In this paper, we present the fully automated composition and execution of Semantic Web queries within a hardware/software system which uses a Field Programmable Gate Array (FPGA) as an accelerator. The presented approach allows to write a query in the database's front-end, transparently executes all steps to retrieve a configuration suitable for the FPGA which represents the given query, and obtains the result by evaluating the query on the FPGA. In order to obtain a runtime-reconfigurable framework we define a static and a dynamic partition. The dynamic partition itself is composed by using a predefined query template and a pool of operators. The operators of the given query are written automatically into the template and connected accordingly. After reconfiguration of the FPGA the host system supplies the initial data to the FPGA which computes the final result and sends it back to the host system to be displayed to the user or application. The evaluation shows that not all queries may take benefit from a dedicated hardware-accelerator but shows promising speedup for complex queries.