A Current-Mode Circuit With a Linearized Input V/I Conversion Scheme and the Realization of a 2-V/2.5-V Operational, 100-MS/s, MOS SHA
A Current-Mode Circuit With a Linearized Input V/I Conversion Scheme and the Realization of a 2-V/2.5-V Operational, 100-MS/s, MOS SHA
复制标题
DOI：
10.1109/tcsi.2008.920122
复制
发表时间：
2008-03
期刊：
影响因子：
--
通讯作者：
Y. Sugimoto;D. Haigh
中科院分区：
文献类型：
--
作者：
Y. Sugimoto;D. Haigh
本文提出了一种电路来线性化信号电流并改善电流模式电路输入端的失真特性。输入电压到电流（V/I）的转换是通过连接信号源和电流模式电路的电流输入端的电阻来实现的。通过该电阻流入电流型电路的信号电流由于电流输入端的信号相关电压变化而失真，并且通过将与电流输入端的信号相关电压变化成比例的电流注入到电流模式电路的同一电流输入端来线性化信号电流。采用该方案制作了电流模式采样保持放大器（SHA），并采用0.35μm CMOS工艺验证了该方案的有效性。它在模拟部分采用 2V 电源电压，在数字部分采用 2.5V 电源电压，具有 100MHz 时钟，并在 1MHz 信号输入的 0 和 -10dB 满量程信号电流电平 (plusmn100muA) 下分别实现了 77dB 和 86dB 无杂散动态范围值。对于-14至-4 dB的满量程输入，获得了超过13位的等效SFDR，证明了该方案在实现无失真信号电流处理方面的有效性。
This paper proposes a circuit to linearize the signal current and improve the distortion characteristics at the input of a current-mode circuit. Input voltage-to-current (V/I) conversion is carried out by a resistor that connects the signal source and the current input terminal of the current-mode circuit. The signal current flowing into the current-mode circuit through this resistor is distorted because of the signal-dependent voltage change at the current input terminal, and it is linearized by injecting a current that is proportional to the signal-dependent voltage change at the current input terminal, into the same current input terminal of the current-mode circuit. A current-mode sample-and-hold amplifier (SHA) that adopts the proposed scheme was fabricated and a 0.35-mum CMOS process was used to verify the effectiveness of the scheme. It operated from a 2-V supply voltage in the analog part and a 2.5 V in the digital part with a 100-MHz clock and realized a 77- and a 86-dB spurious-free dynamic range values for 0 and -10 dB of full-scale signal current level (plusmn100 muA), respectively, of the 1-MHz signal input. More than a 13-bit equivalent SFDR for -14 to -4 dB of full-scale input was obtained, proving the effectiveness of the proposed scheme at realizing distortionless signal current processing.