Design of a dual-modality, digital positron emission tomography/computed tomography (PET/CT) scanner for small animal imaging

Design of a dual-modality, digital positron emission tomography/computed tomography (PET/CT) scanner for small animal imaging
复制标题

DOI:
10.1109/iembs.2003.1279936
复制
发表时间:
2003-09
期刊:
Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439)
影响因子:
--
通讯作者:
R. Fontaine;J. Michaud;F. Bélanger;J. Cadorette;J. Leroux;J. Pratte;S. Robert;R. Lecomte
R. Fontaine;J. Michaud;F. Bélanger;J. Cadorette;J. Leroux;J. Pratte;S. Robert;R. Lecomte
中科院分区:
其他
文献类型:
--
作者:
R. Fontaine;J. Michaud;F. Bélanger;J. Cadorette;J. Leroux;J. Pratte;S. Robert;R. Lecomte

文献摘要

被引文献

相似文献

现代 PET 扫描仪通常采用 VLSI 模拟前端电子器件来实现,以减少功耗、空间、噪音和成本。模拟处理在专用应用中产生了出色的结果,但为复杂的信号处理提供了很少的灵活性。新型 Sherbrooke PET/CT 扫描仪的设计目标之一是使用同一检测系统在发射 (PET) 和透射 (CT) 成像中实现 1 毫米分辨率。进一步的目标是能够使用 PET 探测器和电子设备在 CT 模式下计数和区分单个 X 射线光子。通过尽早对来自每个单独通道的模拟信号进行采样和数字化,可以更好地满足这些要求。为了满足这些要求,我们开发了一个开放的数字架构,允许整合新技术的发展。满足PET和CT需求的特定电荷敏感放大器(CSP)、低噪声数据采集系统和先进的数字信号处理方法结合在一起以满足要求。该硬件基于标准现成的 8 位 100 MHz 高速模拟转换器 (ADC) 和高性能现场可编程门阵列 (FPGA)。通过每块板实现 64 个通道,可以通过将 16 个此类模块化板布置在环上来创建 1024 通道 PET/CT 相机。
Contemporary PET scanners are commonly implemented with VLSI analog front-end electronics to reduce power consumption, space, noise and cost. Analog processing yields excellent results in dedicated applications, but offers little flexibility for sophisticated signal processing. One design goal of the new Sherbrooke PET/CT scanner is to achieve 1 mm resolution in both emission (PET) and transmission (CT) imaging using the same detection system. One further goal is to be able to use PET detectors and electronics to count and discriminate individual X-ray photons in CT mode. These requirements can be better met by sampling and digitizing the analog signal from each individual channel as early as possible. To meet these requirements, we developed an open digital architecture allowing new technology developments to be incorporated. A specific charge-sensitive amplifier (CSP) satisfying PET and CT needs, a low noise data acquisition system and advanced digital signal processing methods are joined together in order to meet requirements. The hardware is based on standard off-the-shelf 8- bit 100-MHz high-speed analog converters (ADC) and high-performance field programmable gate arrays (FPGA). By implementing 64 channels per board, a 1024-channel PET/CT camera can be created by disposing 16 such modular boards on a ring.