Parallel AES Encryption Engines for Many-Core Processor Arrays
Parallel AES Encryption Engines for Many-Core Processor Arrays
复制标题
DOI:
10.1109/tc.2011.251
复制
发表时间:
2013-03
影响因子:
3.7
通讯作者:
Bin Liu-;B. Baas
中科院分区:
文献类型:
--
作者:
Bin Liu-;B. Baas
By exploring different granularities of data-level and task-level parallelism, we map 16 implementations of an Advanced Encryption Standard (AES) cipher with both online and offline key expansion on a fine-grained many-core system. The smallest design utilizes only six cores for offline key expansion and eight cores for online key expansion, while the largest requires 107 and 137 cores, respectively. In comparison with published AES cipher implementations on general purpose processors, our design has 3.5-15.6 times higher throughput per unit of chip area and 8.2-18.1 times higher energy efficiency. Moreover, the design shows 2.0 times higher throughput than the TI DSP C6201, and 3.3 times higher throughput per unit of chip area and 2.9 times higher energy efficiency than the GeForce 8800 GTX.