Worst-case execution time analysis for digital signal processors

Worst-case execution time analysis for digital signal processors
复制标题

数字信号处理器最坏情况执行时间分析

DOI:
--
复制
发表时间:
2000
期刊:
European Signal Processing Conference
影响因子:
--
通讯作者:
S. Saarinen
S. Saarinen
中科院分区:
--
文献类型:
--
作者:
N. Holsti;T. Långbacka;S. Saarinen

文献摘要

被引文献

相似文献

我们目前正在开发一种软​​件工具,用于估计实时嵌入式程序最坏情况的执行时间。该工具对可执行机器代码程序进行静态分析。目前我们的主要目标是支持 TSC-21020E 数字信号处理器,但该工具也被设计为易于适应其他目标处理器。与大多数其他 WCET 工具相反,我们尝试(只要可能)自动估计循环边界。我们还提供了丰富的断言语言,可用于设置工具本身无法绑定的循环的边界。
We present ongoing work to develop a software tool for estimating worst-case execution times for real-time, embedded programs. The tool applies static analysis to executable machine-code programs. Currently we mainly aim at supporting the TSC-21020E Digital Signal Processor, but the tool is designed to be easy to adapt to other target processors as well. Contrary to most other WCET tools we attempt (whenever possible) automatic estimation of loop bounds. We also provide a rich assertion language, which can be used to set bounds on loops that the tool itself cannot bound.