A Spaceborne Synthetic Aperture Radar Partial Fixed-Point Imaging System Using a Field- Programmable Gate Array-Application-Specific Integrated Circuit Hybrid Heterogeneous Parallel Acceleration Technique.

A Spaceborne Synthetic Aperture Radar Partial Fixed-Point Imaging System Using a Field- Programmable Gate Array-Application-Specific Integrated Circuit Hybrid Heterogeneous Parallel Acceleration Technique.
复制标题

DOI:
10.3390/s17071493
复制
发表时间:
2017-06-24
期刊:
Sensors (Basel, Switzerland)
影响因子:
--
通讯作者:
Yu W
Yu W
中科院分区:
其他
文献类型:
--
作者:
Yang C;Li B;Chen L;Wei C;Xie Y;Chen H;Yu W

文献摘要

参考文献

被引文献

相似文献

With the development of satellite load technology and very large scale integrated (VLSI) circuit technology, onboard real-time synthetic aperture radar (SAR) imaging systems have become a solution for allowing rapid response to disasters. A key goal of the onboard SAR imaging system design is to achieve high real-time processing performance with severe size, weight, and power consumption constraints. In this paper, we analyse the computational burden of the commonly used chirp scaling (CS) SAR imaging algorithm. To reduce the system hardware cost, we propose a partial fixed-point processing scheme. The fast Fourier transform (FFT), which is the most computation-sensitive operation in the CS algorithm, is processed with fixed-point, while other operations are processed with single precision floating-point. With the proposed fixed-point processing error propagation model, the fixed-point processing word length is determined. The fidelity and accuracy relative to conventional ground-based software processors is verified by evaluating both the point target imaging quality and the actual scene imaging quality. As a proof of concept, a field- programmable gate array—application-specific integrated circuit (FPGA-ASIC) hybrid heterogeneous parallel accelerating architecture is designed and realized. The customized fixed-point FFT is implemented using the 130 nm complementary metal oxide semiconductor (CMOS) technology as a co-processor of the Xilinx xc6vlx760t FPGA. A single processing board requires 12 s and consumes 21 W to focus a 50-km swath width, 5-m resolution stripmap SAR raw data with a granularity of 16,384 × 16,384.
DOI: 10.1109/jstars.2016.2558505
发表时间: 2016-06-01
影响因子: 5.5
作者:
Lou, Yunling;Clark, Duane;Wang, Charles C.
通讯作者: Wang, Charles C.
DOI: 10.1109/tcad.2011.2170988
发表时间: 2012-03-01
影响因子: 2.9
作者:
Sarbishei, Omid;Radecka, Katarzyna;Zilic, Zeljko
通讯作者: Zilic, Zeljko
DOI: 10.1109/36.298008
发表时间: 1994-07-01
影响因子: 8.2
作者:
RANEY, RK;RUNGE, H;WONG, FH
通讯作者: WONG, FH
DOI: 10.1049/ip-rsn:20045119
发表时间: 2006-04-01
期刊: IEE PROCEEDINGS-RADAR SONAR AND NAVIGATION
影响因子: --
作者:
Stangl, M;Werninghaus, R;Breit, H
通讯作者: Breit, H
DOI: 10.1109/proc.1972.8820
发表时间: 1972-01-01
期刊: PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS
影响因子: --
作者:
OPPENHEIM, AV;WEINSTEIN, CJ
通讯作者: WEINSTEIN, CJ