A Josephson 10-b instruction 128-word ROM unit
A Josephson 10-b instruction 128-word ROM unit
复制标题
一个 Josephson 10-b 指令 128 字 ROM 单元
DOI：
10.1109/4.58289
复制
发表时间：
1990
影响因子：
5.4
通讯作者：
S. Takada
中科院分区：
文献类型：
--
作者：
M. Aoyagi;H. Nakagawa;I. Kurosawa;S. Kosaka;Y. Okada;Y. Hamazaki;S. Takada
约瑟夫森指令只读存储器单元（IROU）已被演示。 IROU由一个10-b*128字的ROM平面、一个6-64解码器、两个多路复用器和几个缓冲器组成，存储约瑟夫森计算机ETL-JC1的程序。 ROM平面采用两结DC-SQUID型ROM单元设计，其中零ROM单元没有结且没有超导环，一个ROM单元具有阻尼电阻。外围电路使用 4JL 系列 OR、AND、INVERT 和 AMP 门进行设计。 IROU 芯片采用 Nb-Al2O/sub x/-Nb Josephson 隧道结 IC 技术和 3μm 设计规则制造。 5毫米*3.45毫米的芯片上集成了1280个ROM单元和789个4JL门。可以读取 ROM 平面的所有 128 个字，总功耗为 1.63 mW。测得的最小总访问时间为 390 ps。 >
A Josephson instruction read-only memory unit (IROU) has been demonstrated. The IROU, which is composed of a 10-b*128-word ROM plane, a 6-64 decoder, two multiplexers, and several buffers, stores a program for the Josephson computer ETL-JC1. The ROM plane was designed using two-junction DC-SQUID-type ROM cells, in which the zero ROM cell has no junction and no superconducting loop and one ROM cell has a damping resistor. The peripheral circuits were designed using a 4JL family of OR, AND, INVERT, and AMP gates. The IROU chip was fabricated using a Nb-AlO/sub x/-Nb Josephson tunnel junction IC technology with a 3- mu m design rule. There were 1280 ROM cells and 789 4JL gates integrated on the 5-mm*3.45-mm chip. All 128 words of the ROM plane could be read with a total power dissipation of 1.63 mW. The minimum total access time was measured to be 390 ps. >