An FPGA-based Power-saving Particle Filter Using Dynamic Reconfiguration
An FPGA-based Power-saving Particle Filter Using Dynamic Reconfiguration
复制标题
基于 FPGA 的动态重配置节能粒子滤波器
DOI:
10.1109/candarw53999.2021.00081
复制
发表时间:
2021
期刊:
影响因子:
--
通讯作者:
Shibata Yuichiro
中科院分区:
文献类型:
--
作者:
Imamura Yuta;Fukui Shota;Manabe Taito;Shibata Yuichiro
In this paper, we discuss an FPGA implementation of a power-saving particle filter which can dynamically change the number of particles by making the best use of dynamic reconfigurability of the FPGA. In an object tracking process with a particle filter, it is considered that the tracking can be performed even with a small number of particles when the target object is easy to be tracked. Focusing on this point, we propose to reduce the power consumption of particle filter hardware by changing the number of particles at the circuit level with dynamic reconfiguration depending on the easiness of tracking. As a result of evaluation, it is found that the power consumption can be reduced by about 30% when the number of particles is adjusted using the effective sample size (ESS) as a metric, compared with the case of the fixed number of particles, if the overhead of dynamic reconfiguration is not included.