High-speed FPGA configuration and testing through JTAG
High-speed FPGA configuration and testing through JTAG
复制标题
通过 JTAG 进行高速 FPGA 配置和测试
DOI:
10.1109/autest.2016.7589601
复制
发表时间:
2016
期刊:
影响因子:
--
通讯作者:
M. Wirthlin
中科院分区:
文献类型:
--
作者:
Ammon Gruwell;Peter Zabriskie;M. Wirthlin
Since most FPGAs use the universal JTAG port to support configuration memory access, hardware and software tools are needed to maximize the speed of FPGA configuration management over JTAG. This paper introduces a tool called the JTAG Configuration Manager (JCM) that enables high-speed programmable access to the configuration memory of FPGAs through JTAG. This tool consists of a linux-based software library running on an embedded ARM processor paired with a hardware JTAG controller module implemented in programmable logic. This JTAG controller optimizes the speed and timing of JTAG transactions over cables of any length using an automatic speed calibration process. This JTAG interface enables custom configuration sequences to be sent at high speeds. The JCM also has access to all JTAG interfaces of the FPGA including temperature monitoring and internal Boundary SCAN, making it useful for many testing and verification applications.