Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems
Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems
复制标题
DOI：
10.1109/date.2003.1253592
复制
发表时间：
2003-03
期刊：
影响因子：
--
通讯作者：
Dong Wu;B. Al-Hashimi;P. Eles
中科院分区：
文献类型：
--
作者：
Dong Wu;B. Al-Hashimi;P. Eles
This paper describes a new dynamic voltage scaling (DVS) technique for embedded systems expressed as conditional task graphs (CTGs). The idea is to identify and exploit the available worst case slack time, taking into account the conditional behaviour of CTGs. Also we examine the effect of combining a genetic algorithm based mapping with the DVS technique for CTGs and show that further energy reduction can be obtained. The techniques have been tested on a number of CTGs including a real-life example. The results show that the DVS technique can be applied to CTGs with energy saving up to 24%. Furthermore it is shown that savings of up to 51% are achieved by considering DVS during the mapping.
