The VLSI Handbook
The VLSI Handbook
复制标题
超大规模集成电路手册
DOI：
--
复制
发表时间：
2000
期刊：
影响因子：
--
通讯作者：
Wai
中科院分区：
文献类型：
--
作者：
Wai
胜俣康弘、大黑达也、猪和美、森富士英二、吉美隆、木岛英树、新井英明、森本丰田、Momose Hisayo、Yoshikawa国吉、Hidemi Ishiuchi和Hiroshi Iwai绝缘体上硅技术Sorin Cristoloveanu SiGe HBT技术John D. cresler碳化硅技术Philip G. Neudeck无源元件Ashraf Lotfi功率IC技术Akio Nakagawa微电子封装bishiou Chiou多芯片模块技术Victor Boyadzhyan和John Choma， Jr器件及其模型双极结晶体管电路David J. Comer和Donald T. Comer射频无源IC元件Thomas H. LeeMaria del Mar Hershenson, Sunderarajan S. Mohan， Kirad Samavati和C. Patrick Yue CMOS制造，Jeff Jessing模拟电路仿真，J. Gregory Rollins互连建模和仿真，Michel S. Nakhla和Ramachandra Achar低功耗电子和设计系统级电源管理：i . Ogras and Radu Marculescu基于功耗感知的体系结构综合低功耗微架构技术和编译器设计技术Emil Talpes and Diana Marculescu fpga的架构和设计流程优化R. Jacob Baker和Donald C. Thelen双极结晶体管放大器David J. Comer和Donald T. Comer高频放大器Chris Toumazou和Alison Burdett运算跨导放大器Mohammed Ismail， Park sek - bae逻辑函数的表达式逻辑函数的基本理论逻辑表达式的简化三郎murroga二元决策图Minato Shin-ichi and murroga两级与或门的逻辑合成三郎murroga顺序网络三郎murroga多层与或门的逻辑合成三郎murroga中村雄一和三郎murroga晶体管电路的特性三郎murroga逻辑多电平NAND（或NOR）门合成负栅极最小数的三郎murroga逻辑合成两相优化的三郎murroga发射耦合逻辑三郎murroga CMOS三郎murroga通路晶体管矢野和三郎murroga加法器分隔器高木直文和室室三郎全定制和半定制设计室室三郎可编程逻辑器件室室三郎门阵列室室三郎现场可编程门阵列室室三郎单元库设计方法室室三郎不同设计方法的比较室室三郎存储器、寄存器和系统时序Ivan S. Kourtev, Eby G. Friedman， ROM/PROM/EPROM黄仁生SRAM曾玉光嵌入式存储器吴忠宇快闪存储器沈世杰林瑞玲周秀芬动态随机存取存储器郑国兴内容可寻址存储器林志生刘斌达低功耗存储器电路Martin Margala模拟电路Nyquist-Rate ADC和DAC宋邦sup过采样模数转换器John W. Fattaruso and Louis A. Williams III射频通信电路michael SteyaertWouter De Cock and Patrick Reynaert锁相环电路shue Muh-Tian and Wang chrong -kuang Wang微处理器设计验证Vikram Iyengar微处理器布局方法Tanay Karnik架构Daniel A. Connors和wenmei W. Hwu现场可编程门阵列（FPGA）技术的逻辑综合John Lockwood数字系统测试设计的可测试性和测试架构Dimitri Kagaris化合物半导体集成电路技术化合物半导体材料模拟和数字电路的化合物半导体器件Donald B. Estreich化合物半导体射频电路Donald B. Estreich高速电路设计原理Stephen I. Long设计自动化基于互联网的微电子设计自动化（IMEDA）框架系统级设计Alice C. Parker， Yosef tiratt - gefen和Suhrid A. Wadekar使用VHDL和SystemC进行性能建模和分析Robert H. Klenke, Jonathan A. Andrews和James H. Aylor嵌入式计算系统和硬件/软件协同设计Wayne Wolf设计自动化技术路线图Donald R. Cottrell VLSI信号处理计算机算法用于VLSI信号处理Earl E. Swartzlander Jr. JPEG 2000 EBCOT的VLSI架构：设计技术与挑战李易军，Magdy Bayoumi, Arshad Ahmed, Seok-Jun Lee, Mohammad Mansour and Naresh R. Shanbhag人脸检测硬件架构的探索T. Theocharides， C. Nicopoulos， K. Irick， N. Vijaykrishnan and M.J. Irwin系统级设计语言Shahrzad Mirkhani和Zainalabedin Navabi RT级硬件描述与VHDL Mahsan Rofouei和Zainalabedin Navabi寄存器传输级硬件描述与Verilog Zainalabedin Navabi寄存器传输级硬件描述与SystemC Shahrzad Mirkhani和Zainalabedin Navabi System Verilog Saeed Safari VHDL- amsNavabi测试语言Shahrzad Mirkhani和Zainalabedin Navabi时序描述语言Naghmeh Karimi和Zainalabedin Navabi基于hdl的工具和环境Saeed Safari索引
VLSI TECHNOLOGY Bipolar Technology B. Gunnar Malm, Jan V. Grahn and Mikael Ostling CMOS/BiCMOS Technology Yasuhiro Katsumata, Tatsuya Ohguro, Kazumi Inoh, Eiji Morifuji, Takashi Yoshitomi, Hideki Kimijima, Hideaki Nii, Toyota Morimoto, Hisayo S. Momose, Kuniyoshi Yoshikawa, Hidemi Ishiuchi and Hiroshi Iwai Silicon-On-Insulator Technology Sorin Cristoloveanu SiGe HBT Technology John D. Cressler Silicon Carbide Technology Philip G. Neudeck Passive Components Ashraf Lotfi Power IC Technologies Akio Nakagawa Microelectronics Packaging Bi-Shiou Chiou Multichip Module Technologies Victor Boyadzhyan and John Choma, Jr. DEVICES AND THEIR MODELS Bipolar Junction Transistor Circuits David J. Comer and Donald T. Comer RF Passive IC Components Thomas H. Lee, Maria del Mar Hershenson, Sunderarajan S. Mohan, Kirad Samavati and C. Patrick Yue CMOS Fabrication Jeff Jessing Analog Circuit Simulation J. Gregory Rollins Interconnect Modeling and Simulation Michel S. Nakhla and Ramachandra Achar LOW POWER ELECTRONICS AND DESIGN System-Level Power Management: An Overview Ali Iranli and Massoud Pedram Communication-Based Design for Nanoscale SoCs Umit Y. Ogras and Radu Marculescu Power-Aware Architectural Synthesis Robert P. Dick, Li Shang and Niraj K. Jha Dynamic Voltage Scaling for Low-Power Hard Real-Time Systems Jihong Kim, Flavius Gruian and Dongkun Shin Low-Power Microarchitecture Techniques and Compiler Design Techniques Emil Talpes and Diana Marculescu Architecture and Design Flow Optimizations for Power-Aware FPGAs Aman Gayasen and Narayanan Vijaykrishnan Technology Scaling and Low-Power Circuit Design Ali Keshavarzi AMPLIFIERS CMOS Amplifier Design Harry W. Li, R. Jacob Baker and Donald C. Thelen Bipolar Junction Transistor Amplifiers David J. Comer and Donald T. Comer High-Frequency Amplifiers Chris Toumazou and Alison Burdett Operational Transconductance Amplifiers Mohammed Ismail, Seok-Bae Park, Ayman A. Fayed and R.F. Wassenaar LOGIC CIRCUITS Expressions of Logic Functions Saburo Muroga Basic Theory of Logic Functions Saburo Muroga Simplification of Logic Expressions Saburo Muroga Binary Decision Diagrams Shin-ichi Minato and Saburo Muroga Logic Synthesis with AND and OR Gates in Two Levels Saburo Muroga Sequential Networks Saburo Muroga Logic Synthesis with AND and OR Gates in Multi-Levels Yuichi Nakamura and Saburo Muroga Logic Properties of Transistor Circuits Saburo Muroga Logic Synthesis with NAND (or NOR) Gates in Multi-Levels Saburo Muroga Logic Synthesis with a Minimum Number of Negative Gates Saburo Muroga Logic Synthesizer with Optimizations in Two Phases Ko Yoshikawa and Saburo Muroga Logic Synthesizer by the Transduction Method Saburo Muroga Emitter-Coupled Logic Saburo Muroga CMOS Saburo Muroga Pass Transistors Kazuo Yano and Saburo Muroga Adders Naofumi Takagi, Haruyuki Tago, Charles R. Baugh and Saburo Muroga Multipliers Naofumi Takagi, Charles R. Baugh and Saburo Muroga Dividers Naofumi Takagi and Saburo Muroga Full-Custom and Semi-Custom Design Saburo Muroga Programmable Logic Devices Saburo Muroga Gate Arrays Saburo Muroga Field-Programmable Gate Arrays Saburo Muroga Cell-Library Design Approach Saburo Muroga Comparison of Different Design Approaches Saburo Muroga MEMORY, REGISTERS AND SYSTEM TIMING System Timing Baris Taskin, Ivan S. Kourtev and Eby G. Friedman ROM/PROM/EPROM Jen-Sheng Hwang SRAM Yuh-Kuang Tseng Embedded Memory Chung-Yu Wu Flash Memories Rick Shih-Jye Shen, Frank Ruei-Ling Lin, Amy Hsiu-Fen Chou, Evans Ching-Song Yang and Charles Ching-Hsiang Hsu Dynamic Random Access Memory Kuo-Hsing Cheng Content-Addressable Memory Chi-Sheng Lin and Bin-Da Liu Low-Power Memory Circuits Martin Margala ANALOG CIRCUITS Nyquist-Rate ADC and DAC Bang-Sup Song Oversampled Analog-to-Digital and Digital-to-Analog Converters John W. Fattaruso and Louis A. Williams III RF Communication Circuits Michiel Steyaert, Wouter De Cock and Patrick Reynaert PLL Circuits Muh-Tian Shiue and Chorng-kuang Wang Switched-Capacitor Filters Andrea Baschirotto MICROPROCESSOR AND ASIC Timing and Signal Integrity Analysis Abhijit Dharchoudhury, David Blaauw and Shantanu Ganguly Microprocessor Design Verification Vikram Iyengar Microprocessor Layout Method Tanay Karnik Architecture Daniel A. Connors and Wen-mei W. Hwu Logic Synthesis for Field Programmable Gate Array (FPGA) Technology John Lockwood TESTING OF DIGITAL SYSTEMS Design for Testability and Test Architectures Dimitri Kagaris, Nick Kanopoulos and Spyros Tragoudas Automatic Test Pattern Generation Spyros Tragoudas Built-In Self Test Dimitri Kagaris COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT TECHNOLOGY Compound Semiconductor Materials Stephen I. Long Compound Semiconductor Devices for Analog and Digital Circuits Donald B. Estreich Compound Semiconductor RF Circuits Donald B. Estreich High-Speed Circuit Design Principles Stephen I. Long DESIGN AUTOMATION Internet-Based Micro-Electronic Design Automation (IMEDA) Framework Moon Jung Chung and Heechul Kim System-Level Design Alice C. Parker, Yosef Tirat-Gefen and Suhrid A. Wadekar Performance Modeling and Analysis Using VHDL and SystemC Robert H. Klenke, Jonathan A. Andrews and James H. Aylor Embedded Computing Systems and Hardware/Software Co-Design Wayne Wolf Design Automation Technology Roadmap Donald R. Cottrell VLSI SIGNAL PROCESSING Computer Arithmetic for VLSI Signal Processing Earl E. Swartzlander Jr. VLSI Architectures for JPEG 2000 EBCOT: Design Techniques and Challenges Yijun Li and Magdy Bayoumi VLSI Architectures for Forward Error-Control Decoders Arshad Ahmed, Seok-Jun Lee, Mohammad Mansour and Naresh R. Shanbhag An Exploration of Hardware Architectures for Face Detection T. Theocharides, C. Nicopoulos, K. Irick, N. Vijaykrishnan and M.J. Irwin Multidimensional Logarithmic Number System Roberto Muscedere, Vassil S. Dimitrov and Graham A. Jullien DESIGN LANGUAGES Languages for Design and Implementation of Hardware Zainalabedin Navabi System Level Design Languages Shahrzad Mirkhani and Zainalabedin Navabi RT Level Hardware Description with VHDL Mahsan Rofouei and Zainalabedin Navabi Register Transfer Level Hardware Description with Verilog Zainalabedin Navabi Register-Transfer Level Hardware Description with SystemC Shahrzad Mirkhani and Zainalabedin Navabi System Verilog Saeed Safari VHDL-AMS Hardware Description Language Naghmeh Karimi and Zainalabedin Navabi Verification Languages Hamid Shojaei and Zainalabedin Navabi ASIC and Custom IC Cell Information Representation Naghmeh Karimi and Zainalabedin Navabi Test Languages Shahrzad Mirkhani and Zainalabedin Navabi Timing Description Languages Naghmeh Karimi and Zainalabedin Navabi HDL-Based Tools and Environments Saeed Safari Index