Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs
Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs
复制标题
DOI:
10.1109/vlsit.2002.1015406
复制
发表时间:
2002-06
期刊:
影响因子:
--
通讯作者:
Kern Rim;J. O. Chu;Huajie Chen;Keith A. Jenkins;T. Kanarsky;Kam-Leung Lee;Anda C. Mocuta;Huilong Zhu;R. Roy;J. Newbury;John A. Ott;K. Petrarca;Patricia M. Mooney;D. Lacey;S. J. Koester;K. K. Chan-K.;Diane C. Boyd;M. Ieong;Hon-Sum Philip Wong
中科院分区:
文献类型:
--
作者:
Kern Rim;J. O. Chu;Huajie Chen;Keith A. Jenkins;T. Kanarsky;Kam-Leung Lee;Anda C. Mocuta;Huilong Zhu;R. Roy;J. Newbury;John A. Ott;K. Petrarca;Patricia M. Mooney;D. Lacey;S. J. Koester;K. K. Chan-K.;Diane C. Boyd;M. Ieong;Hon-Sum Philip Wong
Current drive enhancements were demonstrated in the strained-Si PMOSFETs with sub-100 nm physical gate lengths for the first time, as well as in the NMOSFETs with well-controlled threshold voltage V/sub T/ and overlap capacitance C/sub OV/ characteristics for L/sub poly/ and L/sub eff/ below 80 nm and 60 nm. A 110% enhancement in the electron mobility was observed in the strained Si devices with 1.2% tensile strain (28% Ge content in the relaxed SiGe buffer), along with a 45% increase in the peak hole mobility.