Performance evaluation of delayed-committing transactional memory
Performance evaluation of delayed-committing transactional memory
复制标题
延迟提交事务内存的性能评估
DOI：
10.1109/snpd.2017.8022760
复制
发表时间：
2017
期刊：
影响因子：
--
通讯作者：
Shibayama Kiyoshi
中科院分区：
文献类型：
--
作者：
Ichii Sekai;Hayashi Shohei;Nunome Atsushi;Hirata Hiroaki;Shibayama Kiyoshi
transmittance memory（TM）有望使并行编程更容易。许多硬件实现的事务存储器（HTM）已被提出，以提高性能，但他们仍然遭受一些开销时，一个事务提交或中止。因此，我们一直在开发一种新的HTM设计，称为延迟提交TM（DCTM），它使任意大小的事务能够在固定数量的周期内提交或中止-通常是一个周期。在本文中，我们详细分析了我们的DCTM系统的性能。模拟结果表明，我们的DCTM系统的性能比传统HTM系统的性能高出35.7%，后者在事务中止时几乎没有开销，但在事务提交时检测冲突并发布推测性修改的数据。此外，我们可以通过增加连接处理节点的公共总线的带宽来进一步提高性能。
Transactional memory (TM) is promising to make parallel programming easier. Many hardware implementations of transactional memory (HTM) have been proposed to improve the performance, but they still suffer from some overheads when a transaction either commits or aborts. So we have been developing a novel new HTM design, called Delayed-Committing TM (DCTM), which enables transactions of arbitrary size to commit or abort in a fixed number of cycles - typically, one. In this paper, we analyze the performance of our DCTM system in detail. Simulation results show that the performance of our DCTM system is as much as 35.7% better than the performance of a conventional HTM system, which has almost no overhead when a transaction aborts but detects conflict and publishes speculatively modified data when a transaction commits. Furthermore, we can expect to improve performance more by increasing the bandwidth of the common bus connecting processing nodes with each other.