An efficient digital baseband encoder for short range wireless communication applications
An efficient digital baseband encoder for short range wireless communication applications
复制标题
DOI：
10.1109/iceeot.2016.7755201
复制
发表时间：
2016-03
期刊：
影响因子：
--
通讯作者：
P. Ishwerya;V. N. Kumar;G. Lakshminarayanan
中科院分区：
文献类型：
--
作者：
P. Ishwerya;V. N. Kumar;G. Lakshminarayanan
在短距离无线通信技术中，采用各种物理层协议来编码信息比特。在本文中，我们提出了一种多模式的数字基带编码器的硬件结构，它结合了曼彻斯特，差分曼彻斯特和FM 0码。这些代码有助于实现良好的直流平衡，从而提高信号的可靠性。在不同的时间间隔内交替使用曼彻斯特和差分曼彻斯特可以提高物理层级别的安全性。这项工作的目的是有效地集成的硬件组件的三种编码模式。这种混合架构具有100%的硬件利用率。该设计已在Xilinx Virtex 5 FPGA上实现。这种多模式编码器的最高工作频率为434 MHz。在434 MHz时功耗为34 mW。与基于相似性逻辑简化（SOLS）的FM 0/Manchester编码器相比，该编码器在面积和功耗上略有增加，但增加了一个额外的编码操作-差分Manchester编码。
Various physical layer protocols are employed to encode information bits in short range wireless communication technologies. In this paper, we propose a multimode hardware architecture for a digital baseband encoder which incorporates Manchester, Differential Manchester and FM0 codes. These codes help in achieving good DC balance thereby improving signal reliability. Alternating Manchester with Differential Manchester for different intervals of time improves security at the physical layer level. This work aims at efficient integration of hardware components for the three coding modes. This hybrid architecture has a hardware utilization ratio of 100%. The design has been implemented in Xilinx Virtex 5 FPGA. This multimode encoder operates at a maximum frequency of 434 MHz. The power consumption is 34 mW at 434 MHz. When compared with the similarity-oriented logic simplification (SOLS) based integrated FM0/Manchester encoder, this encoder poses the advantage of an extra encoding operation-Differential Manchester encoding despite a slight increase in area and power.