Fully Integrated Switched-Inductor-Capacitor Voltage Regulator With 0.82-A/mm2 Peak Current Density and 78% Peak Power Efficiency

Fully Integrated Switched-Inductor-Capacitor Voltage Regulator With 0.82-A/mm2 Peak Current Density and 78% Peak Power Efficiency
复制标题

完全%20集成%20开关电感器电容器%20电压%20稳压器%20With%200.82-A/mm2%20峰值%20电流%20密度%20和%2078%%20峰值%20功率%20效率

DOI:
--
复制
发表时间:
2021
影响因子:
5.4
通讯作者:
D. Heo
D. Heo
中科院分区:
工程技术1区
文献类型:
--
作者:
Nghia Tang;Wookpyo Hong;Bai Nguyen;Zhiyuan Zhou;Jong;D. Heo

文献摘要

参考文献

被引文献

相似文献

完全集成的电压调节器(FIVRS)可以通过提供动态电压缩放来提供负载点的电压调节,从而提高性能并降低系统芯片(SOC)的功耗。 FIVR的理想属性包括高功率效率,高功率密度和快速的瞬态响应,由于芯片面积约束和寄生效应,难以实现。目前,低质量和低密度的芯片电感器和电容器是主要的性能限制因素。本文介绍了一个开关电感电容器(SIC)电压转换器,该电压转换器可以与现有的降压电压转换器相比紧凑的芯片机上金属跟踪电感器更有效地运行。 SIC转换器由电感器,飞行电容器和三个电源开关组成,它可以通过使用脉冲宽调节(PWM)控制来提供细粒的电压调节。独特的SIC转换器拓扑结构通过将电感器定位在输入电源并减少电感器的当前应力来减轻芯片电感器的整合。概念证明完全集成的SIC电压调节器是在65 nm CMOS工艺中制造的,面积为1.3毫米$ \ times $ 0.5毫米,不包括垫子。考虑到1.2V输入电源,可以调节输出电压为0.6至0.9 V。在整个输出电压和负载电流的范围内,输出电压纹波低于56 mV。峰值功率效率为0.9 V和406 MA的输出时为78%。峰功率密度为730 mW/mm2,峰值电流密度为820 mA/mm2。
Fully integrated voltage regulators (FIVRs) can improve the performance and reduce the power consumption of a system-on-chip (SoC) by providing point-of-load voltage regulation with dynamic voltage scaling. The desirable attributes of FIVRs include high power efficiency, high power density, and fast transient response, which are difficult to achieve due to on-chip area constraint and parasitic effects. Low-quality and low-density on-chip inductors and capacitors are currently the main performance-limiting factors. This article presents a switched-inductor-capacitor (SIC) voltage converter that can operate more efficiently with compact on-chip air-cored metal-tracked inductors than existing step-down voltage converters. The SIC converter consists of an inductor, a flying capacitor, and three power switches, and it can provide fine-grained voltage regulation by using pulsewidth-modulation (PWM) control. The unique SIC converter topology eases the on-chip inductor integration by positioning the inductor at the input power supply and reducing the current stress of the inductor. A proof-of-concept fully integrated SIC voltage regulator is fabricated in a 65-nm CMOS process, with an area of 1.3 mm $\times $ 0.5 mm excluding pads. The output voltage can be regulated from 0.6 to 0.9 V given a 1.2-V input power supply. The output voltage ripple is below 56 mV over the entire range of output voltages and load currents. The peak power efficiency is 78% at an output of 0.9 V and 406 mA. The peak power density is 730 mW/mm2, and the peak current density is 820 mA/mm2.
适用于低功耗应用的具有 2GHz 谐振开关的完全集成降压稳压器
DOI: 10.1109/jssc.2018.2840513
发表时间: 2018
影响因子: 5.4
作者:
Jia, Tianyu;Gu, Jie
通讯作者: Gu, Jie