Power Analysis Attack Resistance Engineering by Dynamic Voltage and Frequency Scaling
Power Analysis Attack Resistance Engineering by Dynamic Voltage and Frequency Scaling
复制标题
DOI:
10.1145/2345770.2345774
复制
发表时间:
2012-09
期刊:
影响因子:
--
通讯作者:
Shengqi Yang;Pallav Gupta;M. Wolf;D. Serpanos;N. Vijaykrishnan;Yuan Xie
中科院分区:
文献类型:
--
作者:
Shengqi Yang;Pallav Gupta;M. Wolf;D. Serpanos;N. Vijaykrishnan;Yuan Xie
This article proposes a novel approach to cryptosystem design to prevent power analysis attacks. Such attacks infer program behavior by continuously monitoring the power supply current going into the processor core. They form an important class of security attacks. Our approach is based on dynamic voltage and frequency scaling (DVFS), which hides processor state to make it harder for an attacker to gain access to a secure system. Three designs are studied to test the efficacy of the DVFS method against power analysis attacks. The advanced realization of our cryptosystem is presented which achieves enough high power and time trace entropies to block various kinds of power analysis attacks in the DES algorithm. We observed 27% energy reduction and 16% time overhead in these algorithms. Finally, DVFS hardness analysis is presented.