Generalized Multistage Modeling and Tuning Algorithm for Class EF and Class $\Phi$ Inverters to Eliminate Iterative Retuning

Generalized Multistage Modeling and Tuning Algorithm for Class EF and Class $\Phi$ Inverters to Eliminate Iterative Retuning
复制标题

用于 EF 类和 $Phi$ 类逆变器的广义多级建模和调谐算法,以消除迭代重新调谐

DOI:
10.1109/tpel.2022.3176391
复制
发表时间:
2022
影响因子:
6.7
通讯作者:
Nikiforidis I
Nikiforidis I
中科院分区:
工程技术1区
文献类型:
--
作者:
Nikiforidis I

文献摘要

被引文献

相似文献

与E类逆变器相比,EF类和Class逆变器的额外复杂性,加上随着频率和功率水平的增加,寄生效应变得更加普遍,导致传统设计方法的准确性较差,并且通常需要额外的手动返回迭代。此外,在进行这些额外的迭代之后,由于这些电路中的自由度数量,实际上不可能确保在硬件中满足所有期望的设计条件。在这项工作中,我们提出了一种模拟和调谐EF类逆变器的方法,根据系统寄生的知识水平具有不同的精度水平。我们的方法由解析和数值求解方法相结合组成,从而提供了对算法进展和计算鲁棒性的洞察力。我们的算法制定的目的是使解决方案能够自动和快速地找到。我们工作的新颖之处在于设计方法的并发能力,可以提供一组通用的设计输入(例如,直流到交流的电流增益,转动时的任意漏极电压斜率,支路谐振等),包括板和器件的非线性寄生,以及在一组首选元件值内进行设计的能力。本文给出了一个50 w, 13.56 mhz逆变器的设计示例,实验设置接近97%的理论效率,同时保持所有其他设计要求。与基于一阶近似的设计方法相比,该算法使各分量的数值变化幅度在5% ~ 50%之间,仿真波形精度提高了2 ~ 12倍。
The additional complexity of Class EF and Classinverters compared with their Class E counterparts, combined with parasitic effects becoming more prevalent as frequency and power levels increase, results in poor accuracy from traditional design methods, and usually additional iterations of manual retuning are required. Furthermore, after making these additional iterations, it is practically impossible to ensure that all the desired design conditions are met in hardware, due to the number of degrees of freedom in these circuits. In this work, we propose an approach to simulating and tuning Class EF/inverters, with various levels of accuracy depending on the level of knowledge of the system parasitics. Our method is composed of a combination of analytic and numerical solving methods, thus providing both insight on the progression of the algorithm and computational robustness. The aim of our algorithm formulation is to enable solutions to be found in an automated and fast way. The novelty in our work lies in the design method’s concurrent capability to provide a generalized set of design inputs (e.g., dc to ac current gain, arbitrary drain voltage slope at turnon,-branch resonance, etc.), inclusion of board and device nonlinear parasitics, and the ability to design within the set of preferred component values. An example is shown for the design of a 50-W, 13.56-MHz inverter where the experimental setup approaches the theoretical efficiency of 97%, whilst maintaining all of the other design requirements. The algorithm changes the values of the components over 5%–50% and improves the simulated waveform accuracy by 2–12 times compared with the design method based on first-order approximations.