Modulo SDC scheduling with recurrence minimization in high-level synthesis
Modulo SDC scheduling with recurrence minimization in high-level synthesis
复制标题
高级综合中具有递归最小化的模 SDC 调度
DOI:
10.1109/fpl.2014.6927490
复制
发表时间:
2014
期刊:
影响因子:
--
通讯作者:
J. Anderson
中科院分区:
文献类型:
--
作者:
Andrew Canis;S. Brown;J. Anderson
Loop pipelining is a high-level synthesis scheduling technique that overlaps loop iterations to achieve higher performance. However, industrial designs often have resource constraints and other constraints imposed by cross-iteration dependencies. The interaction between multiple constraints can pose a challenge for HLS modulo scheduling algorithms, which, if not handled properly can lead to a loop pipeline schedule that fails to achieve the minimum possible initiation interval. We propose a novel modulo scheduler based on an SDC formulation that includes a backtracking mechanism to properly handle multiple scheduling constraints and still achieve the minimum possible initiation interval. The SDC formulation has the advantage of being a mathematical framework that supports flexible constraints that are useful for more complex loop pipelines. Furthermore, we describe how to specifically apply associative expression transformations during modulo scheduling to restructure recurrences in complex loops to enable better scheduling. We compared our techniques to existing prior work in modulo scheduling in HLS and also compared against a state-of-art commercial tool. Over a suite of benchmarks, we show that our scheduler and proposed optimizations can result in a geomean wall-clock time reduction of 32% versus prior work and 29% versus a commercial tool.