Analog Techniques for Digital Security

Analog Techniques for Digital Security
复制标题

用于数字安全的模拟技术

DOI:
10.1109/mssc.2022.3219780
复制
发表时间:
2023
期刊:
IEEE Solid-State Circuits Magazine
影响因子:
--
通讯作者:
Takuji Miki
Takuji Miki
中科院分区:
--
文献类型:
--
作者:
Makoto Nagata;Noriyuki Miura;Takuji Miki

文献摘要

相似文献

安全功能在SoC集成中起着至关重要的作用。密码引擎和随机数生成器建立数据加密和解密以实现安全通信。半导体芯片级ID保证了安全系统的真实性,通常通过物理不可克隆功能(PUF)进行增强。安全区域是通过安全网关建立的,用于传入和传出数据。在这里,数据以数字方式表示,数字电路主导安全功能。“硬件安全”广泛涵盖与密码学和电子产品真实性相关的技术领域和科学社区。相关的研究主题自然是跨层的架构,算法,系统,电路和组装技术,以实现,管理,保护和维持SoC的安全功能。
Secure functionality plays a crucial part of SoC integration. Cryptographic engines and random number generators establish data encryption and decryption for secure communication. Semiconductor chip-level ID guarantees the authenticity of a secure system, often enhanced with physically unclonable functions (PUFs.) Secure zones are established through security gateways to incoming and outgoing data. Here, data are digitally represented, and digital circuits dominate secure functionalities. “Hardware security” broadly covers technical fields and scientific communities associated with cryptography and the authenticity of electronics. The associated research topics are naturally cross layer among architectures, algorithms, systems, circuits, and assembly techniques to implement, manage, protect, and sustain the security functionality of SoCs.