40-Gb/s 16-ary All-Optical Logic Minterms Generation for Four-Line Inputs

40-Gb/s 16-ary All-Optical Logic Minterms Generation for Four-Line Inputs
复制标题

DOI:
10.1109/lpt.2011.2160534
复制
发表时间:
2011-06
影响因子:
2.6
通讯作者:
Lei Lei-Lei;Yin Zhang;Jianji Dong;Yu Yu-Yu;Xinliang Zhang
Lei Lei-Lei;Yin Zhang;Jianji Dong;Yu Yu-Yu;Xinliang Zhang
中科院分区:
工程技术3区
文献类型:
--
作者:
Lei Lei-Lei;Yin Zhang;Jianji Dong;Yu Yu-Yu;Xinliang Zhang

文献摘要

被引文献

相似文献

我们利用延迟干涉仪(DIS)和级联半导体光放大器(SOA),在没有任何辅助光的情况下,实验证明了40 Gb/S四路输入的16进制全光逻辑。第一个SOA后的中间结果的消光比(ERs)都在11分贝以上,保证了级联到第二个结果的能力。最终结果为归零(RZ)格式,时间波形正确、清晰。该方案对于构造任意复杂的逻辑函数具有很好的应用前景。
We have experimentally demonstrated 16-ary all-optical logic minterms for four-line inputs at 40 Gb/s utilizing delay interferometers (DIs) and cascading semiconductor optical amplifiers (SOAs) without any assisting light. Extinction ratios (ERs) of the intermediate results after the first SOA are all over 11 dB which ensures the capability to cascade to the second one. The final results are in the form of return-to-zero (RZ) format with correct and clear temporal waveforms. The proposed scheme should be a promising candidate for constructing arbitrary more complex logic functions.