Synchronization and communication in the T3E multiprocessor

Synchronization and communication in the T3E multiprocessor
复制标题

DOI:
10.1145/237090.237144
复制
发表时间:
1996-10
期刊:
--
影响因子:
--
通讯作者:
S. L. Scott
S. L. Scott
中科院分区:
其他
文献类型:
--
作者:
S. L. Scott

文献摘要

被引文献

相似文献

本文介绍了 Cray T3E 多处理器的同步和通信原语,这是一个可扩展到 2048 个处理器的共享内存系统。我们讨论从 T3D 项目(T3E 的前身)中学到的知识以及对 T3E 进行更改的基本原理。我们包括通信和同步各个方面的性能测量。T3E 通过大量显式管理的外部寄存器(E 寄存器)增强了 DEC 21164 微处理器的内存接口。电子寄存器用作所有远程通信的源或目标。它们提供了一个高度流水线化的全局内存接口,允许每个处理器处理数十个请求。通过电子寄存器,T3E 提供了一组丰富的原子内存操作和灵活的用户级消息传递设施。 T3E还提供了一组虚拟硬件屏障/尤里卡网络,可以任意嵌入到3D环面互连中。
This paper describes the synchronization and communication primitives of the Cray T3E multiprocessor, a shared memory system scalable to 2048 processors. We discuss what we have learned from the T3D project (the predecessor to the T3E) and the rationale behind changes made for the T3E. We include performance measurements for various aspects of communication and synchronization.The T3E augments the memory interface of the DEC 21164 microprocessor with a large set of explicitly-managed, external registers (E-registers). E-registers are used as the source or target for all remote communication. They provide a highly pipelined interface to global memory that allows dozens of requests per processor to be outstanding. Through E-registers, the T3E provides a rich set of atomic memory operations and a flexible, user-level messaging facility. The T3E also provides a set of virtual hardware barrier/eureka networks that can be arbitrarily embedded into the 3D torus interconnect.