Design of low-phase-noise CMOS ring oscillators
Design of low-phase-noise CMOS ring oscillators
复制标题
DOI：
10.1109/tcsii.2002.801409
复制
发表时间：
2002-11
期刊：
影响因子：
--
通讯作者：
L. Dai;R. Harjani
中科院分区：
文献类型：
--
作者：
L. Dai;R. Harjani
This paper presents a framework for modeling the phase noise in complementary metal-oxide-semiconductor (CMOS) ring oscillators. The analysis considers both linear and nonlinear operations, and it includes both device noise and digital switching noise coupled through the power supply and substrate. In this paper, we show that fast rail-to-rail switching is required in order to achieve low phase noise. Further, flicker noise from the bias circuit can potentially dominate the phase noise at low offset frequencies. We define the effective Q factor for ring oscillators with large and nonlinear voltage swings and predict its increase for CMOS processes with smaller feature sizes. Our phase-noise analysis is validated via simulation and measurement results for ring oscillators fabricated in a number of CMOS processes.
