QECOOL: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code

QECOOL: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code
复制标题

QECOOL:使用超导解码器对表面代码进行在线量子纠错

DOI:
10.1109/dac18074.2021.9586326
复制
发表时间:
2021
期刊:
Proceedings of 58th ACM/IEEE Design Automation Conference (DAC)
影响因子:
--
通讯作者:
Tabuchi Yutaka
Tabuchi Yutaka
中科院分区:
--
文献类型:
--
作者:
Ueno Yosuke;Kondo Masaaki;Tanaka Masamitsu;Suzuki Yasunari;Tabuchi Yutaka

文献摘要

参考文献

被引文献

相似文献

由于量子位的容错性较低,检测和纠正量子位上的错误对于容错量子计算至关重要。与其解码算法相关的表面码(SC)是最有前途的量子纠错(QEC)方法之一。 QEC 需要非常节能,因为超导量子位的稀释冰箱内部的功率预算有限,最成功的量子计算机 (QC) 就是通过超导量子位构建的。在本文中,我们提出了一种在线QEC算法及其使用基于SFQ的超导数字电路的硬件实现。我们使用 SFQ 单元库设计了所提出硬件的关键构建块,并通过 SPICE 级仿真对其进行评估。每个逻辑元件由约3000个约瑟夫森结组成,功耗约为2GHz时钟频率工作时的功耗,满足所需的解码速度。我们的解码器在量子误差模拟器上针对代码距离 5 到 13 进行模拟,并达到 1.0% 的准确度阈值。
Due to the low error tolerance of a qubit, detecting and correcting errors on it is essential for fault-tolerant quantum computing. Surface code (SC) associated with its decoding algorithm is one of the most promising quantum error correction (QEC) methods. QEC needs to be very power-efficient since the power budget is limited inside of a dilution refrigerator for superconducting qubits by which one of the most successful quantum computers (QCs) is built. In this paper, we propose an online-QEC algorithm and its hardware implementation with SFQ based superconducting digital circuits. We design a key building block of the proposed hardware with an SFQ cell library and evaluate it by the SPICE-level simulation. Each logic element is composed of about 3000 Josephson junctions and power consumption is aboutwhen operating with 2 GHz clock frequency which meets the required decoding speed. Our decoder is simulated on a quantum error simulator for code distances 5 to 13 and achieves a 1.0% accuracy threshold.
用于超导电子应用的约瑟夫森集成电路模拟器 (JSIM)
DOI: --
发表时间: 1989
期刊:
影响因子: --
作者:
E. Fang
通讯作者: E. Fang
在具有嵌入式存储器的单通量量子微处理器中以 50 GHz 执行存储程序
DOI: --
发表时间: 2017
期刊:
影响因子: --
作者:
A. Fujimaki;M. Tanaka
通讯作者: M. Tanaka
基于铌九层结构的可重构数据路径处理器的大规模集成电路设计
DOI: 10.1587/transele.e97.c.157
发表时间: 2014
影响因子: 0.5
作者:
A. Fujimaki;M. Tanaka;R. Kasagi;K. Takagi;M. Okada;Y. Hayakawa;K. Takata;H. Akaike;N. Yoshikawa;S. Nagasawa;K. Takagi;N. Takagi
通讯作者: N. Takagi
用于可扩展量子计算机的基于低温 DRAM 的存储系统:可行性研究
DOI: --
发表时间: 2017
期刊: International Symposium on Memory Systems
影响因子: --
作者:
Swamit S. Tannu;Douglas M. Carmean;Moinuddin K. Qureshi
通讯作者: Moinuddin K. Qureshi
DOI: --
发表时间: 2013
影响因子: 1
作者:
A. Fowler
通讯作者: A. Fowler