Making the Most of SMT in HPC
Making the Most of SMT in HPC
复制标题
DOI:
10.1145/2687651
复制
发表时间:
2015-01
期刊:
影响因子:
--
通讯作者:
Leo Porter;M. Laurenzano;Ananta Tiwari;Adam Jundt;W. A. Ward;R. Campbell;L. Carrington
中科院分区:
文献类型:
--
作者:
Leo Porter;M. Laurenzano;Ananta Tiwari;Adam Jundt;W. A. Ward;R. Campbell;L. Carrington
This work presents an end-to-end methodology for quantifying the performance and power benefits of simultaneous multithreading (SMT) for HPC centers and applies this methodology to a production system and workload. Ultimately, SMT’s value system-wide depends on whether users effectively employ SMT at the application level. However, predicting SMT’s benefit for HPC applications is challenging; by doubling the number of threads, the application’s characteristics may change. This work proposes statistical modeling techniques to predict the speedup SMT confers to HPC applications. This approach, accurate to within 8%, uses only lightweight, transparent performance monitors collected during a single run of the application.