Microarchitecture and Performance Analysis of Godson-2 SMT Processor
Microarchitecture and Performance Analysis of Godson-2 SMT Processor
复制标题
DOI：
10.1109/iccd.2006.4380860
复制
发表时间：
2006-10
期刊：
影响因子：
--
通讯作者：
Zusong Li;Xianchao Xu;Weiwu Hu;Zhimin Tang
中科院分区：
文献类型：
--
作者：
Zusong Li;Xianchao Xu;Weiwu Hu;Zhimin Tang
本文介绍了64位、四期、乱序执行的高性能处理器Godson-2的微结构和SMT （Simultaneous Multithreading）改进的逻辑实现。研究了Godson-2 SMT处理器实现正确内存一致性模型的条件，提出了一种新的寄存器级共享与同步方案。在RTL级实现了Godson-2 SMT处理器，并使用Mentor Graphics的VstationPro进行了仿真。将Linux操作系统移植到Godson-2 SMT处理器上运行，并使用SPEC CPU2000基准测试套件等应用程序对性能进行评估。实验结果表明，通过充分利用线程级并行性和优化功能单元利用率，Godson-2 SMT处理器的性能得到了显著提高。平均加速速度为31.3%，面积开销为18.8%。
This paper introduces the microarchitecture and logical implementation of SMT (Simultaneous Multithreading) improvement of Godson-2 processor which is a 64-bit, four-issue, out-of-order execution high performance processor. The condition for implementing correct memory consistency model in Godson-2 SMT processor is studied and a new register-level sharing and synchronization scheme is proposed. Godson-2 SMT processor has been implemented at the RTL level and simulated with the VstationPro of Mentor Graphics. The Linux operating system is ported to run in Godson-2 SMT processor and application programs such as SPEC CPU2000 benchmark suite are used to evaluate performance. Experimental results indicate that the performance of Godson-2 SMT processor is improved significantly by fully exploiting thread-level parallelism and optimized utilization of functional units. The average speedup is 31.3% with 18.8% area overhead.