Distributed Modeling and Characterization of On-Chip/System Level PDN and Jitter Impact

Distributed Modeling and Characterization of On-Chip/System Level PDN and Jitter Impact
复制标题

片上/系统级 PDN 和抖动影响的分布式建模和表征

DOI:
--
复制
发表时间:
2013
期刊:
影响因子:
--
通讯作者:
Jin Shi
Jin Shi
中科院分区:
--
文献类型:
--
作者:
D. Klokotov;Yong Wang;Jin Shi

文献摘要

被引文献

相似文献

不断追求更高的操作速度,同时努力降低功耗,对现代I/O接口的要求越来越严格。随着电压裕度的减小和工作频率的增加,输电网的质量成为决定输电网I/O性能的关键因素。一个成功的I/O设计依赖于在系统的所有级别都有一个健壮可靠的电源。本文描述了一种能够表征系统级电力输送网络的方法流程。该方法考虑了电源的芯片、封装和板级组件的综合影响。系统方法可以非常准确地预测电源噪声及其对系统时序的影响。表征流程汇集了不同的商业计算机辅助工程工具以及一些内部技术,以创建一个完整的电力输送网络模型。相关和验证步骤使用几种类型的Xilinx FPGA产品作为测试工具,并利用FPGA提供的灵活性来测量系统的参数。建模和测量都是在频域和时域上完成的。考虑了系统的频率相关的输电网阻抗、瞬态电压噪声、I/O相位噪声和抖动等特性。
The constant pursuit of higher operating speeds combined with the effort to reduce power consumption creates increasingly stringent requirements for modern I/O interfaces. As the voltage margins shrink and the operating frequencies increase, the quality of the power delivery network becomes the critical factor that determines the I/O performance. A successful I/O design depends on having a robust and reliable power supply at all levels of the system. This paper describes a methodology flow that enables characterization of a system-level power delivery network. The methodology takes into consideration the combined effects of chip, package, and board-level components of a power supply. The system approach results in a very accurate prediction of the power supply noise and of its impact on the system timing. The characterization flow brings together different commercial computer-aided engineering tools as well as some in-house techniques to create a complete model of a power delivery network. The correlation and verification steps use several types of Xilinx FPGA products as test vehicles, and leverage the flexibility offered by FPGAs to measure the parameters of the system. Modeling and measurements are done both in frequency and time domains. Such characteristics of the system as frequency-dependent power delivery network impedance, transient voltage noise, I/O phase noise, and jitter are all considered.