A 5-GHz CMOS wireless LAN receiver front end
A 5-GHz CMOS wireless LAN receiver front end
复制标题
DOI：
10.1109/4.841505
复制
发表时间：
2000-05
影响因子：
5.4
通讯作者：
H. Samavati;H. Rategh;T. Lee
中科院分区：
文献类型：
--
作者：
H. Samavati;H. Rategh;T. Lee
This paper presents a 12.4-mW front end for a 5-GHz wireless LAN receiver fabricated in a 0.24-/spl mu/m CMOS technology. It consists of a low-noise amplifier (LNA), mixers, and an automatically tuned third-order filter controlled by a low-power phase-locked loop. The filter attenuates the image signal by an additional 12 dB beyond what can be achieved by an image-reject architecture. The filter also reduces the noise contribution of the cascode devices in the LNA core. The LNA/filter combination has a noise figure of 4.8 dB, and the overall noise figure of the signal path is 5.2 dB. The overall IIP3 is -2 dBm.
