A full functional Monolithic Active Pixel Sensor prototype for the CEPC vertex detector

A full functional Monolithic Active Pixel Sensor prototype for the CEPC vertex detector
复制标题

DOI:
10.1109/icecs46596.2019.8965105
复制
发表时间:
2019-11
期刊:
2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
影响因子:
--
通讯作者:
Tianya Wu;W. Lu;Jianing Dong;Long Li;W. Jia;R. Zheng;P. Yang;Guangming Huang;S. Grinstein;R. Casanova;Wei Wei-Wei;Xiaomin Wei;Ying Zhang;Liang Zhang;Xiaoting Li;Zhijun Liang;J. F. D. Costa
Tianya Wu;W. Lu;Jianing Dong;Long Li;W. Jia;R. Zheng;P. Yang;Guangming Huang;S. Grinstein;R. Casanova;Wei Wei-Wei;Xiaomin Wei;Ying Zhang;Liang Zhang;Xiaoting Li;Zhijun Liang;J. F. D. Costa
中科院分区:
其他
文献类型:
--
作者:
Tianya Wu;W. Lu;Jianing Dong;Long Li;W. Jia;R. Zheng;P. Yang;Guangming Huang;S. Grinstein;R. Casanova;Wei Wei-Wei;Xiaomin Wei;Ying Zhang;Liang Zhang;Xiaoting Li;Zhijun Liang;J. F. D. Costa

文献摘要

被引文献

相似文献

The proposed Circular Electron-Positron Collider (CEPC) presents new challenges for pixel detectors in terms of cell size and functionality. A high data rate digital design and readout architecture of a Monolithic Active Pixel Sensor (MAPS) prototype for the CEPC vertex detector is presented. The MAPS prototype, together with the column drain based readout architecture, benefiting from the ALPIDE (ALice PIxel DEtector) and FE-I3 approaches, has been implemented to achieve high spatial resolution, fast readout, and low power consumption. The simulation results indicate the readout logic works properly with input data rates of 120MHz; while both analog front-end and in-pixel readout logic meet the 25ns bunch spacing constraint.