FAST-BIST: Faster-than-at-Speed BIST targeting hidden delay defects
FAST-BIST: Faster-than-at-Speed BIST targeting hidden delay defects
复制标题
DOI:
10.1109/test.2014.7035360
复制
发表时间:
2014-10
期刊:
影响因子:
--
通讯作者:
S. Hellebrand;T. Indlekofer;M. Kampmann;M. Kochte;Chang Liu;H. Wunderlich
中科院分区:
文献类型:
--
作者:
S. Hellebrand;T. Indlekofer;M. Kampmann;M. Kochte;Chang Liu;H. Wunderlich
Small delay faults may be an indicator of a reliability threat, even if they do not affect the system functionality yet. In recent years, Faster-than-at-Speed-Test (FAST) has become a feasible method to detect faults, which are hidden by the timing slack or by long critical paths in the combinational logic. FAST poses severe challenges to the automatic test equipment with respect to timing, performance, and resolution. In this paper, it is shown how logic built-in self-test (BIST) or embedded deterministic test can be used for an efficient FAST application. Running BIST just at a higher frequency is not an option, as outputs of long paths will receive undefined values due to set time violations and destroy the content of the signature registers. Instead, for a given test pattern sequence, faults are classified according to the optimal detection frequency. For each class, a MISR-based compaction scheme is adapted, such that the critical bits to be observed can be determined by algebraic computations. Experiments show that rather a small number of inter-mediate signatures have to be evaluated to observe a large fraction of hidden delay faults testable by the given test sequence.