A novel low power energy recovery full adder cell
A novel low power energy recovery full adder cell
复制标题
DOI：
10.1109/glsv.1999.757461
复制
发表时间：
1999-03
期刊：
影响因子：
--
通讯作者：
R. Shalem;L. John;E. John
中科院分区：
文献类型：
--
作者：
R. Shalem;L. John;E. John
A novel low power and low transistor count static energy recovery full adder (SERF) is presented in this paper. The power consumption and general characteristics of the SERF adder are then compared against three low powerful adders; the transmission function adder (TFA) the dual value logic (DVL) adder and the fourteen transistor (14 T) full adder. The proposed SERF adder design was proven to be superior to the other three designs in power dissipation and area, and second in propagation delay only to the DVL adder. The combination of low power and low transistor count makes the new SERF cell a viable option for low power design.
