ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors
ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors
复制标题
DOI:
10.1109/tcad.2018.2855165
复制
发表时间:
2019-08
影响因子:
2.9
通讯作者:
Hang Lu;Yisong Chang;Guihai Yan;Ning Lin;Xin Wei;Xiaowei Li
中科院分区:
文献类型:
--
作者:
Hang Lu;Yisong Chang;Guihai Yan;Ning Lin;Xin Wei;Xiaowei Li
Networks-on-chip (NoCs), as the communication infrastructure in many-core processors, has demonstrated remarkable power consumption along with the technology scaling. However, due to the temporal and spatial heterogeneity of the on-chip traffic, one critical problem is that the NoC power consumption cannot effectively adapt to the variation of its traffic intensity, also known as localized power adaptation, hence yielding a suboptimal power efficiency. Prior approaches either resort to the over-provisioned NoC design or coarse-grained bandwidth scaling to partially alleviate excessive power consumption brought by the traffic temporal or spatial heterogeneity. While in this paper, we propose a novel NoC architecture called Shuttle NoC (ShuttleNoC) to address this challenge. It leverages the link reconfiguration to enable flexible packet traversing between multiple subnetworks, and specialized punch lines to accelerate latency sensitive traffic. With the support of the dedicated power adaptation mechanisms, it is shown in the evaluation that the proposed ShuttleNoC architecture could effectively tackle the power and performance tradeoff and significantly boost the power efficiency compared with the state-of-the-art baselines.