TMbox: A Flexible and Reconfigurable 16-Core Hybrid Transactional Memory System
TMbox: A Flexible and Reconfigurable 16-Core Hybrid Transactional Memory System
复制标题
TMbox：灵活且可重新配置的 16 核混合事务内存系统
DOI：
--
复制
发表时间：
2011
期刊：
影响因子：
--
通讯作者：
M. Valero
中科院分区：
文献类型：
--
作者：
Nehir Sönmez;Oriol Arcas;Otto Pflucker;O. Unsal;A. Cristal;I. Hur;Satnam Singh;M. Valero
在本文中，我们介绍了TM盒的设计和实现：一个MPSoC，旨在探索多核设计空间的权衡，并评估并行编程方案，如事务存储器(TM)。我们灵活的系统由MIPS R3000兼容内核组成，可轻松修改以研究不同的体系结构、库和操作系统扩展。在本文中，我们在Virtex-5上评估了一个基于微小STM-ASF方案的16核混合事务存储器实现，并对三个针对TM的基准测试进行了加速。
In this paper we present the design and implementation of TM box: An MPSoC built to explore trade-offs in multicore design space and to evaluate parallel programming proposals such as Transactional Memory (TM). Our flexible system, comprised of MIPS R3000-compatible cores is easily modifiable to study different architecture, library and operating system extensions. For this paper we evaluate a 16-core Hybrid Transactional Memory implementation based on the Tiny STM-ASF proposal on a Virtex-5 FPGA and we accelerate three benchmarks written to investigate TM.