Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device

Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device
复制标题

具有 5 端子磁畴壁运动器件的混合多态逻辑门

DOI:
10.1109/isvlsi.2017.35
复制
发表时间:
2017
期刊:
2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
影响因子:
--
通讯作者:
Deliang Fan
Deliang Fan
中科院分区:
--
文献类型:
--
作者:
Farhana Parveen;Zhezhi He;Shaahin Angizi;Deliang Fan

文献摘要

参考文献

被引文献

相似文献

本文提出了一种使用新型五端磁畴壁运动器件的键控混合自旋 CMOS 多态逻辑门。所提出的混合多态门能够通过配置应用的键来执行全套 2 输入布尔逻辑功能(即 AND/NAND、OR/NOR、NOT、XOR/XNOR)。 SPICE 器件-电路联合仿真表明,与传统 CMOS 全加器设计相比,使用我们提出的多态逻辑门的全加器设计显示出 74.23% 的功耗和 7.14% 的晶体管数量减少。我们提出的多态门可能是一种很有前途的硬件安全原语,可以通过逻辑锁定和多态转换来解决 IC 伪造或逆向工程问题。总而言之,通过为逻辑电路提供零泄漏功率、低动态功耗、紧凑性和多态性,我们提出的设计可以为未来的节能和安全计算平台开辟新的范例。
In this paper, a key-controlled hybrid spin-CMOS polymorphic logic gate using a novel 5 terminal magnetic domain wall motion device is proposed. The proposed hybrid polymorphic gate is able to perform a full set of 2-input Boolean logic functions (i.e. AND/NAND, OR/NOR, NOT, XOR/XNOR) by configuring the applied keys. The SPICE device-circuit co-simulation indicates that a full adder design using our proposed polymorphic logic gate shows 74.23% power reduction and 7.14% transistor count reduction compared with traditional CMOS full adder design. Our proposed polymorphic gate could be a promising hardware security primitive to address IC counterfeiting or reverse engineering by logic locking and polymorphic transformation. To summarize, by providing zero leakage power, low dynamic power consumption, compactness and polymorphism to logic circuits, our proposed design can thrive a new paradigm for future power efficient and secured computing platform.
DOI: --
发表时间: 2005
期刊: J. Magn. Magn. Mater. 286
影响因子: --
作者:
S.Ohno;K.Nakatsuji;F.Komori;小原 伸哉;小野輝男 他5名
通讯作者: 小野輝男 他5名