Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification
复制标题
普遍系统验证背景下的现实最坏情况执行时间分析
DOI:
10.1007/978-3-540-71322-7_3
复制
发表时间:
2006
期刊:
影响因子:
--
通讯作者:
W. Paul
中科院分区:
文献类型:
--
作者:
Steffen Knapp;W. Paul
We describe a gate level design of a FlexRay-like bus interface. An electronic control unit (ECU) is obtained by integrating this interface into the design of the verified VAMP processor.We get a time triggered distributed real-time system by connecting several such ECU's via a common bus. We define a programming model for such a system at the instruction set architecture (ISA) level and prove that it is correctly implemented at the gate level. The proof combines theories of processor correctness, communication systems, program correctness and realistic worst-case execution time (WCET) analysis into a single unified mathematical theory.