A Feasibility Study of Annealing Processor for Fully-connected Ising Model Based on Memristor/CMOS Hybrid Architecture
A Feasibility Study of Annealing Processor for Fully-connected Ising Model Based on Memristor/CMOS Hybrid Architecture
复制标题
基于忆阻器/CMOS混合架构的全连接Ising模型退火处理器的可行性研究
DOI：
--
复制
发表时间：
2018
期刊：
影响因子：
--
通讯作者：
Masayuki Hiromoto and Takashi Sato
中科院分区：
文献类型：
--
作者：
Shogo Matsumoto;Hidenori Gyoten;Masayuki Hiromoto and Takashi Sato
