N.Tomabechi & S.Kanazawa: "Redundancy design of wafer scale and high speed FFT processor" Computers and Systems in Japan. 28,6. 18-29 (1997)
N.Tomabechi & S.Kanazawa: "Redundancy design of wafer scale and high speed FFT processor" Computers and Systems in Japan. 28,6. 18-29 (1997)
复制标题
苫边N
DOI:
--
复制
发表时间:
--
期刊:
影响因子:
--
通讯作者:
中科院分区:
文献类型:
--
作者: