A simple programmable axonal delay scheme for spiking neural networks
A simple programmable axonal delay scheme for spiking neural networks
复制标题
DOI：
10.1016/j.neucom.2012.12.004
复制
发表时间：
2013-05-02
期刊：
影响因子：
6
通讯作者：
McDaid, Liam
中科院分区：
文献类型：
--
作者：
Dowrick, Thomas;Hall, Steve;McDaid, Liam
本文论述了模拟硬件神经网络对紧凑型轴突延迟电路的需求。延迟是通过工作在亚阈值的pMOSFET对电容节点充电来实现的。延迟的持续时间可以通过调整相关的MOSFET栅极电压来编程，并且实验显示了跨越五个数量级、在微秒到几十毫秒之间的延迟。报告了一个允许预测延迟的模型。这一分析得到了在AMS 0.35微米CMOS线上制作的电路的实验结果的支持。还考虑了一种将轴突电路集成到神经元电路中的方法，其中单次尖峰和突发尖峰都是可能的。(C)2013爱思唯尔B.V.保留所有权利。
The paper addresses the need for a compact axonal delay circuit for analogue hardware neural networks. The delay is implemented using the charging of a capacitive node via a pMOSFET operating in sub-threshold. The duration of the delay can be programmed by adjusting the associated MOSFET gate voltage and delays spanning five orders of magnitude, between microseconds and tens of milliseconds are shown experimentally. A model is reported that allows for prediction of the delay. This analysis is supported by experimental results from circuits fabricated in AMS 0.35 mu m CMOS. An approach for integration of the axon circuit into a neuron circuit is also considered, where both single and burst spikes are possible. (C) 2013 Elsevier B.V. All rights reserved.