A CMOS Bidirectional 32-Element Phased-Array Transceiver at 60 GHz With LTCC Antenna

A CMOS Bidirectional 32-Element Phased-Array Transceiver at 60 GHz With LTCC Antenna
复制标题

DOI:
10.1109/rfic.2012.6242317
复制
发表时间:
2012-06
影响因子:
4.3
通讯作者:
E. Cohen;M. Ruberto;M. Cohen;O. Degani;S. Ravid;D. Ritter
E. Cohen;M. Ruberto;M. Cohen;O. Degani;S. Ravid;D. Ritter
中科院分区:
工程技术1区
文献类型:
--
作者:
E. Cohen;M. Ruberto;M. Cohen;O. Degani;S. Ravid;D. Ritter

文献摘要

被引文献

相似文献

提出了一种内置自检的全集成32元对称TX/RX 60ghz射频集成电路(RFIC)。具有共享块和小于1db毫米波发射/接收(T/R)开关损耗的射频双向功率组合架构实现了创纪录的尺寸和功耗。RFIC的噪声系数为8db, RX模式下的IP1 dB为- 28dbm,功率增益为10db, TX模式下的Psat为+3.5 dBm。进一步包括一个2位移相器,一个12 GHz的中频转换器,以及一个集成的fracn合成器,该合成器具有推推压控振荡器,在48 GHz本地振荡器端口具有a-93 dBc@1-MHz相位噪声。提出了一种新型的高动态范围相位和功率检测器,其相位和功率精度分别比PVT高2°和±1 db。对相位量化和功率分配进行了详细的分析。在不同的拓扑结构下,比较了不匹配和耦合等阵列损伤。RFIC封装在氧化铝上用于测试,封装在低温共烧陶瓷(LTCC)上用于天线集成。LTCC上的6 × 6贴片天线包括4个假人,扫描精度为±30°,增益为19 dBi。该阵列的总幅值均方根误差和相位误差分别为0.8 dB和6°,在2位量化时,最大波束衰减为1.4 dB。RFIC面积为29 mm2,在TX/RX时功耗为1.2 W/0.85 W,在-19 db误差矢量量级下有效各向同性辐射功率为29 dbm。
Fully integrated 32-element symmetrical TX/RX 60-GHz RF integrated circuit (RFIC) with built-in self-test is presented. The RF bidirectional power-combining architecture with shared blocks and less than 1-dB millimeter-wave transmit/receive (T/R) switch loss achieves record size and power consumption. The RFIC features an 8-dB noise figure and - 28-dBm IP1 dB in RX mode, 10-dB power gain, and Psat of +3.5 dBm per chain in TX mode. Further included are a 2-bit phase shifter, an IF converter to/from 12 GHz, and an integrated frac-N synthesizer with push-push voltage-controlled oscillator having a-93 dBc@1-MHz phase noise at 48-GHz local oscillator port. A novel high dynamic range phase and power detector is presented with 2° and ±1-dB accuracy over PVT in phase and power. A detailed analysis of both phase quantization and power distribution is presented. Array impairments such as mismatch and coupling were compared for different topologies. The RFIC is packaged on alumina for testing and on low-temperature co-fired ceramic (LTCC) for antenna integration. The 6 × 6 patch antenna on LTCC including four dummies achieves a gain of 19 dBi with scanning of ± 30°. The total root mean square amplitude and phase error of the array is 0.8 dB and 6° , respectively, resulting in a maximum array beam degradation of 1.4 dB for 2-bit quantization. The RFIC area is 29 mm2 and it consumes 1.2 W/0.85 W at TX/RX, with a 29-dBm effective isotropic radiated power at -19-dB error vector magnitude.