Complementary Strained Si GAA Nanowire TFET Inverter With Suppressed Ambipolarity
Complementary Strained Si GAA Nanowire TFET Inverter With Suppressed Ambipolarity
复制标题
DOI:
10.1109/led.2016.2582041
复制
发表时间:
2016-08-01
影响因子:
4.9
通讯作者:
Mantl, S.
中科院分区:
文献类型:
--
作者:
Luong, G. V.;Narimani, K.;Mantl, S.
In this letter, we present complementary tunneling field-effect transistors (CTFETs) based on strained Si with gate all around nanowire structures on a single chip. The main focus is to suppress the ambipolar behavior of the TFETs with a gate-drain underlap. Detailed device characterization and demonstration of a CTFET inverter show that the ambipolar current is successfully eliminated for both p-and n-devices. The CTFET inverter transfer characteristics indicate maximum separation of the high/low level with a sharp transition (high voltage gain) at a V-dd down to 0.4 V. In addition, high noise margin levels of 40% of the applied Vdd are obtained.