A surface code quantum computer in silicon.
A surface code quantum computer in silicon.
复制标题
DOI：
10.1126/sciadv.1500707
复制
发表时间：
2015-10
期刊：
影响因子：
13.6
通讯作者：
Hollenberg LC
中科院分区：
文献类型：
--
作者：
Hill CD;Peretz E;Hile SJ;House MG;Fuechsle M;Rogge S;Simmons MY;Hollenberg LC
使用拓扑量子纠错的基于硅的量子计算的可扩展共享控制架构。硅中磷供体核自旋量子位的超长量子相干时间，加上硅基纳米电子学经过验证的可扩展性，使它们成为大规模量子计算的有吸引力的候选者。然而，拓扑量子纠错的高阈值只能在同步和并行操作的二维量子位阵列中捕获，这带来了巨大的制造和控制挑战。我们提出了一种通过新颖的共享控制范式解决这些问题的架构，该范式特别适合磷供体核自旋量子位态和电子限制的自然均匀性。该架构包括施主量子位的二维晶格，夹在两个垂直分离的控制层之间，形成相互垂直的十字形门阵列。共享控制线有助于将单个电子加载/卸载到特定的施主，从而在阵列上并行激活多个量子位，在阵列上通过全局自旋控制执行表面代码量子纠错所需的操作。明确避免了独立量子位控制、波函数工程和临时量子互连的复杂性。凭借基于演示技术的许多制造和控制的基本要素以及低于表面代码错误阈值的模拟量子操作，该架构代表了硅中大规模量子信息处理的新途径，并可能在其他可以利用均匀性的量子位系统中进行。
A scalable shared-control architecture for silicon-based quantum computing using topological quantum error correction. The exceptionally long quantum coherence times of phosphorus donor nuclear spin qubits in silicon, coupled with the proven scalability of silicon-based nano-electronics, make them attractive candidates for large-scale quantum computing. However, the high threshold of topological quantum error correction can only be captured in a two-dimensional array of qubits operating synchronously and in parallel—posing formidable fabrication and control challenges. We present an architecture that addresses these problems through a novel shared-control paradigm that is particularly suited to the natural uniformity of the phosphorus donor nuclear spin qubit states and electronic confinement. The architecture comprises a two-dimensional lattice of donor qubits sandwiched between two vertically separated control layers forming a mutually perpendicular crisscross gate array. Shared-control lines facilitate loading/unloading of single electrons to specific donors, thereby activating multiple qubits in parallel across the array on which the required operations for surface code quantum error correction are carried out by global spin control. The complexities of independent qubit control, wave function engineering, and ad hoc quantum interconnects are explicitly avoided. With many of the basic elements of fabrication and control based on demonstrated techniques and with simulated quantum operation below the surface code error threshold, the architecture represents a new pathway for large-scale quantum information processing in silicon and potentially in other qubit systems where uniformity can be exploited.