A Layout-Oriented Routing Method for Low-Latency HPC Networks
A Layout-Oriented Routing Method for Low-Latency HPC Networks
复制标题
DOI:
10.1587/transinf.2017pap0019
复制
发表时间:
2017-12
期刊:
影响因子:
--
通讯作者:
Ryuta Kawano;Hiroshige Nakahara;I. Fujiwara;Hiroki Matsutani;M. Koibuchi;H. Amano
中科院分区:
文献类型:
--
作者:
Ryuta Kawano;Hiroshige Nakahara;I. Fujiwara;Hiroki Matsutani;M. Koibuchi;H. Amano
End-to-end network latency has become an important issue for parallel application on large-scale high performance computing (HPC) systems. It has been reported that randomly-connected inter-switch networks can lower the end-to-end network latency. This latency reduction is established in exchange for a large amount of routing information. That is, minimal routing on irregular networks is achieved by using routing tables for all destinations in the networks. In this work, a novel distributed routing method called LOREN (Layout-Oriented Routing with Entries for Neighbors) to achieve low-latency with a small routing table is proposed for irregular networks whose link length is limited. The routing tables contain both physically and topologically nearby neighbor nodes to ensure livelock-freedom and a small number of hops between nodes. Experimental results show that LOREN reduces the average latencies by 5.8% and improves the network throughput by up to 62% compared with a conventional compact routing method. Moreover, the number of required routing table entries is reduced by up to 91%, which improves scalability and flexibility for implementation. key words: high performance computing, network topology, interconnection networks