NEURON MOS BINARY-LOGIC INTEGRATED-CIRCUITS .1. DESIGN FUNDAMENTALS AND SOFT-HARDWARE-LOGIC CIRCUIT IMPLEMENTATION
NEURON MOS BINARY-LOGIC INTEGRATED-CIRCUITS .1. DESIGN FUNDAMENTALS AND SOFT-HARDWARE-LOGIC CIRCUIT IMPLEMENTATION
复制标题
DOI：
10.1109/16.199362
复制
发表时间：
1993-03-01
影响因子：
3.1
通讯作者：
OHMI, T
中科院分区：
文献类型：
--
作者：
SHIBATA, T;OHMI, T
在本文的这一部分，我们描述了使用一种新开发的高功能器件-神经元MOS晶体管(NuMOS)设计二进制逻辑电路的基本原理。NuMOS是一种模拟生物神经元功能的单MOS晶体管。为了方便采用这种新概念晶体管的逻辑设计过程，我们开发了一种称为浮栅电势图的图形技术。结果表明，任何布尔函数都可以用两级nuMOS逆变器的普通电路结构来产生。NuMOS二进制逻辑应用最显著的特点之一是实现了一种所谓的软硬件逻辑电路。该电路可以通过调整外部控制信号来表示任何逻辑功能，例如AND、OR、NAND、NOR、异或、异或等，而无需对其硬件配置进行任何修改。该电路允许我们构建实时可重构系统。测试电路采用双层多晶硅工艺制作，并对其工作进行了实验验证。
In this part of the paper, we describe the fundamental designing principles of binary-logic circuits using a newly developed highly functional device called Neuron MOS Transistor(nuMOS). NuMOS is a single MOS transistor simulating the function of biological neurons. In order to facilitate the logic design procedures employing this new-concept transistor, a graphical technique which we call Floating-Gate Potential Diagram has been developed. It is shown that any Boolean functions can be generated using a common circuit configuration of two-stage nuMOS inverters. One of the most striking features of nuMOS binary-logic application is the realization of a so-called Soft Hardware Logic Circuit. The circuit can represent any logic functions such as AND, OR, NAND, NOR, Exclusive-NOR, Exclusive-OR, etc., by adjusting external control signals without any modifications in its hardware configuration. The circuit allows us to build real-time reconfigurable systems. Test circuits were fabricated by a double-polysilicon CMOS process and their operations were experimentally verified.