Interference-Aware Wireless Network-on-Chip Architecture Using Directional Antennas
Interference-Aware Wireless Network-on-Chip Architecture Using Directional Antennas
复制标题
使用定向天线的干扰感知无线片上网络架构
DOI:
--
复制
发表时间:
2017
期刊:
影响因子:
--
通讯作者:
A. Ganguly
中科院分区:
文献类型:
--
作者:
H. Mondal;G. Harsha;Md Shahriar Shamim;Sujay Deb;A. Ganguly
Wireless Network-on-Chip (WiNoC) has been recently introduced for addressing the scalability limitations of conventional multi-hop NoC architectures. Existing WiNoC architectures generally use millimeter-wave antennas without significant directional gains, along with token passing protocol to access the shared wireless medium. This limits the achievable performance benefits since only one wireless pair can communicate at a time. It is also not practical in the immediate future to arbitrarily scale up the number of non-overlapping channels by designing transceivers operating in disjoint frequency bands in the millimeter-wave spectrum commonly adopted for on-chip wireless interconnects. Consequently, we explore the use of directional antennas whereby multiple wireless interconnect pairs can communicate simultaneously. However, concurrent wireless communications can result in interference. This can be minimized in NoC by optimal placement of wireless interfaces (WIs) to maximize performance while minimizing interference. To address this, we propose an interference-aware WIs placement algorithm with routing strategy for WiNoC architecture by incorporating directional planar log-periodic antennas (PLPAs). This directional wireless network-on-chip (DWiNoC) architecture enables point-to-point links between transceivers and hence multiple wireless links can operate at the same time without interference.